## In the Claims:

Please amend claims 1-6, 8-11, and 13-24 as indicated below. This listing of claims replaces all prior versions.

1. (Currently Amended) A test access architecture for testing modules in an electronic circuit, the test access architecture comprising:

a test access mechanism arranged to transport test stimulus data <del>to,</del> and test response data <u>to and</u> from a module being tested, <u>respectively;</u>

a global enable signal that is provided to each of the modules, the global enable signal provided for placing the modules in a test mode; and

a <u>plurality of control circuits</u>, <u>each of the control circuits</u> provided between the global enable signal and an associated <u>one of the modules and each of</u>, <u>wherein</u> the control circuits is arranged to control whether or not the global enable signal is passed to its associated module.

- 2. (*Currently Amended*) The test access architecture as recited in claim 1, wherein <u>each of</u> the control circuits is controlled by a dedicated bypass signal for that <u>its associated</u> module.
- 3. (*Currently Amended*) The test access architecture as recited in claim 2, wherein <u>each of</u> the control circuits is connected to receive the global enable signal and the dedicated bypass signal, and <u>each of the control circuits is</u> arranged to provide a local enable signal to its associated module based on the respective states of the global enable signal and the dedicated bypass signal.
- 4. (*Currently Amended*) The test access architecture as recited in claim 3, wherein <u>each of</u> the control circuits is arranged to pass the global enable signal if its associated module is being tested, and to block the global enable signal if its associated module is not being tested.

5. (Currently Amended) The test access architecture as recited in claim1, wherein each of the control circuits is an OR gate.

- 6. (*Currently Amended*) The test architecture as recited in claim 1, wherein <u>each of</u> the control circuits is an AND gate.
- 7. (*Previously Presented*) The test architecture as recited in claim 1, wherein the electronic circuit is an integrated circuit.
- 8. (*Currently Amended*) The test architecture as recited in claim 7, wherein <u>each of</u> the control circuits is located within a test wrapper of its associated module.
- 9. (*Currently Amended*) The test architecture as recited in claim 7, wherein <u>each of</u> the control circuits is located in a test control block of a system on chip (<del>SOC</del>).
- 10. (Currently Amended) The test architecture as recited in claim 1, further comprising means for loading wherein the test access mechanism is arranged to load the test stimulus data into the module being tested from another one of the modules in a pipelined manner and to unloading the test response data from the module being testing into a further one of the modules in a pipelined manner.
- 11. (*Currently Amended*) The test architecture as recited in claim 1, wherein the global enable signal is global to the test access mechanism (TAM), and wherein to which the plurality of modules are connected to the TAM.
- 12. (*Previously Presented*) The test architecture as recited in claim 1, wherein the global enable signal is global to more than one test access mechanism (TAM) on the electronic circuit.

13. (*Currently Amended*) A method of testing a module in an electronic circuit, the module being one of a plurality of modules connected in series to a test access mechanism (TAM), the test access mechanism arranged to transport test stimulus data to a module being tested, and to transport test response data from the module being tested, the method comprising the steps of:

loading a first set of test stimulus data into the module being tested; testing the module in response to a global enable signal being activated; unloading test response data captured from the module being tested; wherein, and during the testing step, placing the other modules connected to the test access mechanism (TAM) are placed in a transport mode of operation, such that wherein, in the transport mode of operation, the other modules do not corrupt a second set of test stimulus data being loaded into the module being tested, and the other modules do not corrupt or previous test response data being unloaded from[[,]] the module being under tested.

- 14. (*Currently Amended*) The method as recited in claim 13, further comprising the step of providing a <u>plurality of control circuits</u>, each of the control circuits located between the global enable signal and an associated <u>one of the modules</u>, wherein <u>each of</u> the control circuits is arranged to control whether or not the global enable signal is passed to its associated module.
- 15. (*Currently Amended*) The method as recited in claim 14, wherein <u>each of</u> the control circuits is controlled by a dedicated bypass signal.
- 16. (*Currently Amended*) The method as recited in claim 15, wherein <u>each of</u> the control circuits is connected to receive the global enable signal and the dedicated bypass signal, and <u>each of the control circuits is</u> arranged to provide a local enable signal to its associated module based on the respective states of the global enable signal and the dedicated bypass signal.

17. (*Currently Amended*) The method as recited in claim 16, wherein <u>each of</u> the control circuits is arranged to pass the global enable signal if its associated module is being tested, and to block the global enable signal if its associated module is to be placed in the transport mode.

- 18. (Currently Amended) The method as recited in claim 14 13, further comprising the step of providing an OR logic function as each of the control circuits (59).
- 19. (*Currently Amended*) The method as recited in claim <u>14 13</u>, <u>further</u> comprising the step of providing an AND logic function as <u>each of</u> the control circuits.
- 20. (*Currently Amended*) The method as recited in claim <u>14</u> <del>13</del>, further comprising the step of providing <u>each of</u> the control circuits <del>(59)</del> within a test wrapper of its associated module.
- 21. (*Currently Amended*) The method as recited in claim <u>14</u> <del>13</del>, further comprising the step of providing <u>each of</u> the control circuits (59) in a test control block of a system on chip (SOC).
- 22. (*Currently Amended*) The method as recited in claim 15, further comprising the step of providing <u>each of</u> the control circuits within its associated module.
- 23. (*Currently Amended*) The method as recited in claim 13, wherein the test pattern data is processed in a pipelined manner, such that in which ones of the modules located prior to the module being tested contain the next further sets of test stimulus data from a series of test stimulus data, and ones of the modules located after the module to be being tested contain test response data from previous tests.
- 24. (*Currently Amended*) The method as recited in claim 13, wherein the global enable signal is arranged to be global to the test access mechanism (TAM) to which the plurality of modules are connected.

25. (*Previously Presented*) The method as recited in claim 13, wherein the global enable signal is arranged to be global to more than one test access mechanism (TAM) on the electronic circuit.